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HARTES: HARDWARE-SOFTWARE
CODESIGN FOR HETEROGENEOUS
MULTICORE PLATFORMS
..........................................................................................................................................................................................................................
DEVELOPING HETEROGENEOUS MULTICORE PLATFORMS REQUIRES CHOOSING THE BEST
HARDWARE CONFIGURATION FOR MAPPING THE APPLICATION, AND MODIFYING THAT
APPLICATION SO THAT DIFFERENT PARTS EXECUTE ON THE MOST APPROPRIATE
HARDWARE COMPONENT. THE HARTES TOOLCHAIN PROVIDES THE OPTION OF AUTOMATIC
OR SEMI-AUTOMATIC SUPPORT FOR THIS MAPPING. DURING TEST AND VALIDATION
ON SEVERAL COMPUTATION-INTENSIVE APPLICATIONS, HARTES ACHIEVED SUBSTANTIAL
SPEEDUPS AND DRASTICALLY REDUCED DEVELOPMENT TIMES.
......Multicore architectures can ad-
dress memory, frequency, and power bottle-
necks, while also providing a way around the
impending limits of Moore’s law that are ris-
ing over the CMOS horizon. In embedded
systems, such multicore platforms are already
widespread, and the heterogeneity of the pro-
cessing elements (PEs) lets embedded-system
developers design in a power-efficient way.
However, one of the challenges is not only
to map the applications efficiently on the
available hardware components but also to
determine which hardware components are
necessary to satisfy the overall design objec-
tives. This hardware-software codesign effort
assumes it’s possible to explore a large design
space to find the best software mapping on
the hardware. Such design space can be
huge, especially when reconfigurable compo-
nents are available that can support runtime
reconfigurability. Moreover, without some
kind of automation to explore various design
choices, such an endeavor becomes rapidly
intractable.
The hArtes (Holistic Approach to Recon-
figurable Real-Time Embedded Systems)
project’s main objective is to develop an
integrated toolchain that gives designers the
option of automatic or semi-automatic sup-
port for the entire hardware-software codesign
process. Although, in principle, there can be
different design objectives such as low power
or restricted bandwidth, the hArtes project
assumes that application acceleration is one
of the main objectives. The starting point is
an existing or new application written in C,
and the end point is an executable with a
modified code mapped on a multicore plat-
form. This platform consists of a general-
purpose processor, a digital-signal processor
(DSP), and a field-programmable gate array
(FPGA).
Moreover, the hArtes toolchain embeds
configuration bitstreams for the system’s
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reconfigurable components, thus providing a
complete, operational system that’s sup-
ported at both the software and hardware
levels. The hArtes design flow restructures
the code so that it’s possible to exploit any
available task-level parallelism. The toolchain
then analyzes the restructured application to
see whether and, if so, how these tasks can be
mapped on particular hardware components.
On the basis of the identified tasks, the im-
plementation cost, and the developer’s pref-
erences, the toolchain selects the number of
tasks for mapping. Various back-end com-
pilers then insert the appropriate instructions
that are necessary to start any of the available
heterogeneous processing cores. A feedback
loop ensures that certain choices can be eval-
uated and modified, after which the same de-
sign steps can be repeated. The benefits of
the hArtes toolchain include the following:
 It uses a familiar programming
paradigm.
 Platform complexity is hidden from the
programmer.
 The tools can work with both new and
legacy code.
 The approach allows a composable de-
sign in which, for example, it’s possible
to easily integrate already available IP
blocks.
 The toolchain substantially reduces time
to market and enables easy prototyping.
 It supports complete system generation
at both the software and hardware levels.
The ‘‘Related Work on Mapping Applica-
tions to Heterogeneous Multicore Architec-
tures’’ discusses other approaches in this area.
The Molen programming paradigm
The Molen programming paradigm is
based on the Molen machine organization
(see Figure 1), which defines how a gen-
eral-purpose processor (GPP) interacts with
one or more coprocessors. In the hArtes
project, these coprocessors can be reconfig-
urable fabric or DSPs. But, in general, a cop-
rocessor can be any other kind of processing
core. There are two communication mecha-
nisms between the GPP and the coproces-
sors: a shared memory and a dedicated
register storage mechanism called the ex-
change register (XREG) file. The shared
memory stores large pieces of data, letting
all processing entities work with this data
and thus reducing the need for costly mem-
ory transfers. XREGs are for transferring
small pieces of data, such as function param-
eters, results, and pointers to locations in the
shared memory, between the GPP and the
coprocessors.
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Related Work on Mapping Applications to Multicore Heterogeneous Architectures
Researchers have developed various approaches for mapping applica-
tions to multicore heterogeneous architectures. Ptolemy is a research
project from the University of California, Berkeley, that supports multiple
computation models using a hierarchical heterogeneous design environ-
ment.1 Ptolemy allows for designing and implementing complete, highly
complex systems using different computation models at each hierarchi-
cal level, such as communicating sequential processes (CSPs) and syn-
chronous data flows (SDFs), rather than being restricted by the
generality of a homogeneous design environment.
However, this approach has three disadvantages compared to the
hArtes approach. First, it requires expertise and knowledge about each
computation model used. Second, it requires considerable manual effort
to design the system. Third, porting components and functions manually
or automatically from one processing-element type (such as an FPGA) to
another (such as an ARM processor) is difficult with Ptolemy’s approach.
Commercial tools from Compaan (http://www.compaandesign.
com), CriticalBlue (http://www.criticalblue.com), and Impulse
(http://www.impulseaccelerated.com) also target multicore applications.
In particular, Compaan automatically maps computationally intensive
streaming kernels to FPGAs. However its effectiveness is limited to spe-
cific application domains (stream based) and platforms (FPGA based).
CriticalBlue’s Prism and Cascade provide a thorough analysis of the
application and a coprocessor synthesis on FPGAs, respectively. But Crit-
icalBlue still requires manual effort to accelerate applications and is
limited regarding the hardware platforms it can support. Impulse
CoDeveloper supports hardware-software partitioning, but it’s mainly
suited for FPGA compilation. So, it has limited support for other hetero-
geneous architectures, such as those with digital-signal processors or
graphics processing units (GPUs).
Reference
1. J. Eker et al, ‘‘Taming Heterogeneity: The Ptolemy
Approach,’’ Proc. IEEE, vol. 91, no. 1, 2003, pp. 127-144.
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The Molen architecture involves a one-
time extension of the instruction set archi-
tecture (ISA) to implement an arbitrary
functionality.1 For the hArtes project, we
implemented an ISA extension of the follow-
ing five instructions: set, execute,
movtx, movfx, and break. These
instructions make it possible to configure
the FPGA or ensure that a coprocessor is
ready (set); to start an operation execution
on it (execute); or to exchange data via
the exchange registers, moving to or from
an XREG (movtx, movfx). The Molen
programming paradigm is a sequential-
consistency paradigm, in which we can parti-
tion an application such that certain parts
run in parallel on the reconfigurable fabric
while other parts run on the GPP. Further-
more, this paradigm has synchronization
points, where all parallel threads come back
together and the general execution flow con-
tinues.1 This synchronization mechanism is
supported by an explicit instruction
(break). Although the Molen machine
was initially proposed specifically for
FPGA-based hardware platforms, it is also
applicable to other kinds of coprocessor tech-
nologies. In the case of hArtes, the hardware
platform consists of an ARM or PowerPC
processor, an Atmel Diopsis DSP, a Xilinx
Virtex-4, or an Altera Stratix II FPGA.
The Molen platform also features poly-
morphic program execution. As in any regu-
lar application, the instructions come from
memory. But, rather than the GPP, an arbi-
ter first partially decodes them. The arbiter
decides whether an instruction is for the
GPP or any of the available custom comput-
ing units (CCUs). In the hArtes case, the
CCUs can be the DSP or any kernel mapped
on the FPGA. The exchange registers transfer
parameters to and from the CCUs. Data is
also directly accessible by any of the CCUs
in main memory. If the arbiter decodes a
set instruction, the Molen architecture
downloads the corresponding configuration
bitstream to the FPGA, or sets up the DSP
for particular functionalities. If the arbiter
decodes an execute instruction, the arbi-
ter initiates a CCU operation, and the
CCU’s control unit begins reading the mem-
ory pointers from the XREG, which address
the main data memory. The arbiter performs
a similar operation if an execution on the
DSP is initiated.
At the software level, a set of pragmas an-
notate the program code (see Figure 2). We
can clearly identify the position and sequence
of the Molen-specific instructions in the modi-
fied assembly code generated by the Molen
compiler. Essentially, a call to the hardware
replaces the standard-operation assembly
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Figure 1. The Molen machine organization. The arbiter manages the interaction between
the core processor and any number of custom computing units (CCUs) or digital-signal pro-
cessors (DSPs) by partially decoding the core processor flow’s instructions. (FPGA: field-
programmable gate array.)
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MULTICORE: THE VIEW FROM EUROPE
code, executing the same operation either on a
reconfigurable CCU or (in hArtes) on a DSP.
The hArtes toolchain
The goal of the hArtes toolchain is to let
developers write their applications at a soft-
ware level and exploit the latest advances of
heterogeneous platforms without expert
low-level hardware knowledge. The tool-
chain achieves this by
 giving designers the option of auto-
matic or semi-automatic support such
that, at each toolchain level, the tools
introduce architectural decisions,
which developers can override; and
 abstracting low-level details through
source annotations.
Source annotations are introduced in the
application by C pragmas, which are used
primarily to describe parallelism and map-
ping by either developers or tools.
The hArtes toolchain uses several pragma
annotations, including #pragma omp,
#pragma map, #pragma profile,
and #pragma issue, which we describe
in more detail in the following. There are
also ways to use these pragmas so that design-
ers can force a particular mapping. Thus, it’s
possible to use the tool in an automatic or
semi-automatic way.
The #pragma omp pragma annotation
OpenMP pragmas specify where parts of
the application can execute in parallel. Each
section can thus execute independently of,
and in parallel with, the other sections in
the defined OMP parallel section, as in the
following example:
#pragma omp parallel sections
{
#pragma omp section
{
FFT();
}
#pragma omp section
{
DCT();
}
}
The #pragma map pragma annotation
This pragma can be used on top of a
function declaration or a specific function
call to indicate that a particular hardware
component (such as a DSP or an FPGA)
should be used instead. This source annota-
tion has two parameters: the component
name (such as MAGIC in the following ex-
ample, referencing the DSP) and the specific
implementation identification number asso-
ciated with that component:
#pragma map call_hw MAGIC 1
void funcA(int *p); //all calls to
funcA will be executed in the
mAgicV DSP
...
{
#pragma map call_hw VIRTEX4 2
funcB(x); //this particular
call will be executed in the
Virtex4 FPGA
}
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#pragma call_fpga add
int f(int a, int b){
int c;
c=a+b;
return c;
}
void main(){
int x,z;
z=5;
x=f(z,21);
}
main:
 mrk 2,13
 ldc $vr0.s32 <-5
 mov main.z <-$vr0.s32
 mrk 2,14
 ldC $vr2.s32 <-21
 cal $vr1.s32 <-f(main.z,$vr2.s32)
 mov main.x <-$vr1.s32
 mrk 2,15
 ldc $vr3.s32 <-0
 ret $vr3.s32
 .text_end main
mrk 2,14
mov $vr2.s32 <-main.z
movtx $vr1.s32(XR) <-$vr2.s32
ldc $vr4.s32 <-21
movtx $vr3.s32(XR) <-$vr4.s32
set (add)
ldc $vr6.s32 <-0
movtx $vr7.s32(XR) <-$vr6.s32
exec (add) $vr5.s32(XR)<-
 $vr1.s32(XR), $vr3.s32(XR)
movfx $vr8.s32 <-$vr5.s32(XR)
mov main.x <-$vr8.s32
(a) (b) (c)
Figure 2. The Molen programming paradigm: C code (a), intermediate code (b), and modified intermediate code
(c). The function code in the original C program is translated in a modified intermediate representation.
....................................................................
SEPTEMBER/OCTOBER 2010 5
The #pragma profile pragma
annotation
This annotation gives mapper-profiling
information on, for instance, the CPU time
consumed by a particular function or the
number of times the function is called. In
the following example, the pragma is a
tuple containing the function’s mean execu-
tion time and the number of times it’s called,
as well as the corresponding variance of those
two mean values:
#pragma profile time(30,0.02)
num_calls(5,0.8)
void funcB(int *p);
The #pragma issue pragma annotation
This annotation provides general infor-
mation about an application. Thus far,
we’ve used only a ‘‘black box’’ type annota-
tion that forces routines to be excluded
from the partitioning process, as in the fol-
lowing example:
#pragma issue blackbox
void funcC(int *p);
The three toolboxes in hArtes toolchain
The hArtes toolchain contains three tool-
boxes, each taking annotated C code and
XML annotations as its input. The original
application C code is annotated inline and
processed according to XML annotations
by the tools in a given toolbox. The resulting
C code and modified XML annotations are
conveyed to the next toolbox. Figure 3
gives a high-level overview of the entire
toolchain.
At the toolchain’s top level is the algo-
rithm exploration toolbox (AET), which con-
tains tools for developing and refining
algorithms at a higher abstraction level.
This toolbox includes Leaff’s NU-Tech tool
(http://www.nutech.com) and the open-
source tool Scilab (http://www.scilab.org),
developed by Inria (France’s National Insti-
tute for Research in Computer Science and
Control) and Politecnico di Bari. NU-Tech
is a graphical software development tool
that lets developers graphically design and
simulate their application by connecting
logic blocks together, after which C code is
generated. Scilab is the open source equiva-
lent to Matlab. Scilab takes Matlab code as
input and then generates a C version of it.
Use of the AET is optional; developers can
write C code directly as an entry point to
the toolchain.
The next level of the toolchain is the de-
sign space exploration (DSE) toolbox, where
the application undergoes various transfor-
mations. The DSE toolbox consists of
two processes: partitioning and mapping.
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GPP compiler
(TUD, Atmel)
DSP compiler
(Atmel)
Linking execution and profiling
(TUD, Atmel)
Decision mapping
(Imperial College London)
XML annotationsAnnotated C
VHDL
(TUD)
XML annotationsAnnotated C
XML annotationsAnnotated C
Task partitioning
(Politecnico di Milano)
C-Editor NU-Tech(Leaff)
Scilab to C
(Inria, Politecnico
di Bari)
Figure 3. The hArtes toolchain. Each toolbox processes C code in accor-
dance with inline annotations and XML annotations. The final result is a
single file consisting of linked binary executables and configuration bit-
streams. [GPP: general-purpose processor; Inria: Institut National de
Recherche en Informatique et en Automatique (National Institute for
Research in Computer Science and Control); TUD: Technische Universiteit
Delft (Delft University of Technology).]
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The partitioning tool is named Zebu, and it
is developed inside PandA, the hardware-
software codesign framework currently
under development at Politecnico di Milano.
Taking into account information on each
solution’s potential speedup, Zebu identifies
the tasks, at the proper granularity, in
which the application can be decomposed
to improve its performance. Zebu starts
from the application’s C code and takes
into account information extracted from
the XML file containing the platform speci-
fication. Through a feedback loop, Zebu also
takes into account information regarding the
possible acceleration of certain tasks. Zebu
behaves as a compiler in that it consists of
 a front end, which creates the interme-
diate representation of the input code
using a slightly modified version of
the GNU compiler (GCC);
 a middle end—the Zebu core—where
the tool creates an efficient partition-
ing,2 exploiting internal performance
estimation techniques,3 and then per-
forms transformations on the resulting
task graph to determine the tasks’
proper granularity in order to account
for the additional overhead required
to manage them; and
 a back end, which generates the execut-
able C code, annotated with OpenMP
and mapping directives.
Subsequently, the hArmonic mapping
tool (developed by Imperial College Lon-
don) selects parts of the C application to ex-
ecute on specialized processors (DSPs or
FPGAs), to accelerate the application. The
mapping process provides two novel fea-
tures.4 First, it’s possible to rapidly generate
near-optimal solutions by combining an in-
ference rule engine (which generates solu-
tions by construction from any point of
design space) with a heuristic search algo-
rithm. Second, application developers can
influence the task-mapping process by
providing directives to guide the search for
a mapping solution. The mapping tool
accepts as input an arbitrary number of C
source files and the XML platform specifica-
tion. The mapping process then automati-
cally verifies whether established C
guidelines are satisfied, and it pinpoints po-
tential problems in the source that may pre-
vent a good or feasible mapping. Following
this stage, the mapping process determines,
on the basis of a set of filtering rules,
which PEs can support each part of the ap-
plication to minimize the mapping search
space and comply with the hArtes platform’s
requirements and limitations.
The final stage of the toolchain is the
synthesis toolbox, developed by Delft Univer-
sity of Technology and Atmel, which
contains all the necessary back-end C com-
pilers for each PE type (such as GPPs,
DSPs, and FPGAs) in the system. Once
hArmonic provides a mapping solution,5 it
generates C source code for each compiler
in the synthesis toolbox. Each source is
compiled separately, and then linked to-
gether to form one single binary, which
contains heterogeneous object code from
different PEs. This binary, which the hArtes
runtime interface supports, provides the fol-
lowing services: platform and PE initializa-
tion, remote procedure call (Molen
programming model) and remote thread
control, memory allocation, profiling, and
debugging support.
The GPP compiler, which is based on
GCC 4.3, generates the Molen instructions
for the annotated functions. It also does a
basic scheduling of the execute and
break Molen calls needed to parallelize
the procedure calls found in OpenMP sec-
tions. The hArtes project implements the
Molen instructions as runtime library func-
tion calls to even further ease the addition
of new architectures.
The FPGA compiler is the Delft Work-
bench Automated Reconfigurable VHDL
Generator (Dwarv),6 which is a C-to-
VHDL generation toolset. This compiler
exploits the available parallelism of algo-
rithms and generates designs suitable for
hardware-software coexecution using the
Molen programming paradigm. It consists
of two modules: the DFG (Data-Flow
Graph) Builder and the VHDL Generator.
The DFG Builder is based on the Stanford
University Intermediate Format (SUIF)
compiler infrastructure and has as input a
standard C source, from which it generates
a hierarchical DFG.
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The VHDL Generator takes the DFG
and, using an ‘‘as soon as possible’’ schedul-
ing, generates synthesizable VHDL. When
needed, Dwarv can use already-available IP
blocks. A good example is the floating-point
library, which is based on vendor-specific
designs such as Xilinx IP, and which Dwarv
uses when compiling C code that contains
floating-point operations.
The hArtes linker produces a single exe-
cutable that links all the contributions from
the different PE compilation chains. These
contributions include executable binaries
and configuration bitstreams. The linker is
based on the GNU linker (LD) and is tar-
geted for ARM Linux and a customized
hArtes linker script. The bitstreams and
the DSP executable files are transformed ac-
cordingly so that they can be integrated into
the ARM executable and linkable format
(ELF) file.
Technical validation
To validate the Molen computational
paradigm and assess the current available
toolset, we mapped different applications
on the hArtes hardware platform. Here,
we don’t elaborate on all the design process
stages; we simply report on the results
obtained. All speedups reported here are
relative to the execution of the application
on the hArtes board, where the ARM pro-
cessor provided the baseline. We then gen-
erated mappings on either the DSP or the
FPGA, and we report the speedup results
when executing the application on the
ARM with the DSP, or on the ARM with
the FPGA. It’s important to stress that we
derived the numbers reported here from
real execution of the entire application,
not simulations. Finally, even though the
entire approach lets us execute multiple
kernels in parallel according to OpenMP
annotations, two reasons prevented us
from real parallel execution. The first is
the limited area available for mapping
large kernels. The second is related to the
way multiple functions are combined into
one hardware kernel. When multiple func-
tions are mapped on the FPGA, the Dwarv
hardware compiler combines all those func-
tions’ DFGs to minimize execution time,
but also to reuse available hardware blocks
when possible.
Wave-field synthesis
One of the applications we used to vali-
date the toolchain was a wave-field synthesis
application. This computation-intensive audio
application used multiple audio inputs and
outputs to compute the spatial properties of
sound sources in an immersive environment
such as a room or a car. A fully automatic
use of the toolchain resulted in a mapping
of 15 functions to the DSP, reaching an over-
all application speedup of 9.24 compared to
an ARM-based execution.
Noise filter
Another application tested was a noise fil-
ter. This application contained a down sam-
pler and an up sampler, fast Fourier
transforms (FFTs), and several other audio-
processing routines. For this application,
the toolchain automatically mapped 16 func-
tions to the DSP and 10 functions to the
FPGA. The cost estimator, which predicts
how an arbitrary function performs in each
PE, identified the FFT kernel as a candidate
for acceleration—a result which the dynamic
profiler confirmed.
As Table 1 shows, the kernel-only execu-
tion of the FFT (without taking into account
communication costs between PEs) on the
DSP resulted in a speedup of 4, versus 7
for the Xilinx Virtex-4 FPGA. However,
the hArtes board has bandwidth restrictions
between the FPGA and external memory,
resulting in a 2.7 overall speedup for the en-
tire application (see Table 2). When we ap-
plied manual code modifications affecting
memory management, the FPGA-based
mapping’s performance reached a 3.1
speedup. On the other hand, when we
mapped the FFT on the DSP, the overall
speedup was 4.5.
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Table 1. Kernel-only acceleration for noise reduction in an
ARM processor, a digital-signal processor (DSP), and
an FPGA (Xilinx Virtex-4).
Execution ARM DSP FPGA (Xilinx Virtex-4)
FFT kernel (ms) 13,055 3,261 1,843
Speedup 1 4 7
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The ARM processor alone cannot meet the
real-time requirement for this application—
that is, process 256 samples/cycle in less
than 16 ms. But using the toolchain with a
complete automated approach and without
any additional code modification achieved
this real-time performance requirement,
with a substantial reduction in overall devel-
opment time as well.
User validation
An equally important objective of the
hArtes project is to assess to what extent a
toolchain such as the one described here
can reduce time to market and simplify the
entire design process. To reach this objective,
we asked our application provider partners to
conduct a validation, making a qualitative
and partly quantitative comparison of the de-
sign effort with and without the toolchain. A
dramatic reduction of the mapping effort
was evident from the best experiences in
this exercise. The entire toolchain analysis
took only a few minutes, and the most
time-consuming parts were typically propri-
etary synthesis tools—for example, from
the FPGA vendors.
In addition, we organized an international
design contest to get feedback from non-
hArtes partners. The design contest involved
mapping an application of their choice to the
hArtes board (the DSP, in this case) using
the hArtes tools. A total of 11 teams from
all over the world enrolled in the contest
and provided their solutions. We asked the
teams to describe their experiences and assess
how much the tools facilitated the entire de-
velopment effort. The chosen application
domains were diverse, ranging from solar-
panels management to a mobile Web identi-
fication and location system, to a satellite
communication system. From this validation
exercise, along with the experiences of our
application provider partners, the following
benefits of the hArtes toolchain are apparent:
 Familiar programming paradigm.
Developers can program in the same
way as usual and make a simple anno-
tation, either manually or using the
tools, to indicate where and how to ac-
celerate the program execution. For the
developer, using an accelerator is as
simple as calling a function. Especially
in the case of FPGA-based acceleration,
the automatic generation of VHDL
code has proved to be of extreme im-
portance because it’s a known develop-
ment bottleneck for this technology.
 Hiding platform complexity. The devel-
oper need not understand platform
complexity, nor even what the exact
hardware components are.
 Flexible approach for both new and legacy
code. The toolchain is indifferent to
whether developers want to port exist-
ing code to such platforms or build it
from scratch.
 Composable approach allowing for inte-
gration of any available IP blocks. If
developers dispose of previously built
or even purchased IP blocks, the hArtes
approach allows them to easily integrate
these IP blocks in the application.
 Substantial reduction in time to market
and easy prototyping. Not only the
contest participants but also the hArtes
application partners experienced sub-
stantial time-to-market reduction.
For example, the noise filter applica-
tion was compiled to the hArtes
board in a matter of minutes, whereas
a manual mapping would have taken
multiple days.
T he current status of the hArtes tool-chain is not yet of industry-grade
quality, nor has it reached an end point in
terms of mapping functionality. Reaching
that stage of maturity and improved func-
tionality will require several improvements.
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Table 2. Processing time for one application cycle of noise
reduction after mapping the original application code on an ARM
processor, a DSP, and a Xilinx Virtex-4 FPGA; and after mapping a
manually tuned application code on a Xilinx Virtex-4 FPGA.
Original application code Manually tuned
application code
Execution ARM DSP
FPGA
(Xilinx Virtex-4)
FPGA
(Xilinx Virtex-4)
Noise filter
application (ms)
27,000 6,000 10,000 8,600
Speedup 1 4.5 2.7 3.1
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First, we must improve the hardware-
software codesign support. Although the
current approach takes the target hardware
platform as given, it’s possible in principle
to scale the hArtes board by adding yet
another, identical heterogeneous tile. We
must also extend the partitioning and
mapping algorithms so that they also
suggest the most appropriate number of
processing units necessary to satisfy the
design objective.
Second, we need to relax some limitations
of the Dwarv hardware compiler. Several
restrictions imposed on the C language,
such as recursion, will never be supported
by the Dwarv hardware complier. But others,
such as structures, are just a matter of the ap-
propriate development effort.
Third, to improve development support
even further, the programming environment
should provide, early in the development
process, additional coding recommendations
and profiling information.
Fourth, we need to explore memory-
mapping and memory-transfer optimiza-
tions. Memory bandwidth is a well-known
bottleneck for multicore platforms with
shared memory. More sophisticated code
analysis techniques and corresponding opti-
mizations are necessary.7
Fifth, we must integrate advanced debug-
ger facilities. A feature such as stepwise
debugging of an FPGA-based kernel execu-
tion isn’t a realistic option in the near future.
However, a similar functionality in which a
DSP compiler provides the necessary debug-
ging information in an accessible format
might be realistic. Finally, we need to
restructure the application source code to
support efficient execution of a specific PE.
For example, certain optimizations could
compensate for a lack of bandwidth, or we
could improve the use of local buffers by
inlining FPGA-mapped functions.
To address these challenges, a core team
from the hArtes project derived a company
called BlueBee Multicore Technologies,
with a first release of the new BlueBee tool-
chain targeted for 2011. MICRO
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